7400 (Integrated circuit): Difference between revisions
mNo edit summary |
mNo edit summary |
||
| (One intermediate revision by the same user not shown) | |||
| Line 26: | Line 26: | ||
These devices contain four (except in the case of the SO package, where two are only present) independent 2-input NAND gates. They perform the Boolean function <math>Y = \overline{A \cdot B}</math> in positive logic. | These devices contain four (except in the case of the SO package, where two are only present) independent 2-input NAND gates. They perform the Boolean function <math>Y = \overline{A \cdot B}</math> in positive logic. | ||
[[File:7400-DIL-Chip-Diagram.svg|thumb|An diagram of the 7400 DIL chip with pin numbers and labels.|none]]{{Clear}} | [[File:7400-DIL-Chip-Diagram.svg|thumb|An diagram of the 7400 DIL chip with pin numbers and labels.|none]] | ||
{{Clear}} | |||
== Pin functions == | == Pin functions == | ||
| Line 162: | Line 163: | ||
|Power supply | |Power supply | ||
|} | |} | ||
{{Digital electronics}} | |||
[[Category:7400-Series integrated circuits]] | [[Category:7400-Series integrated circuits]] | ||
Latest revision as of 15:12, 27 October 2024
7400 Integrated circuit diagram | |
| Type | Logic gate |
|---|---|
| Pin configuration | 14 Standard, 8 and 20-pin variants |
| NAND gate truth table | ||
|---|---|---|
| Input | Output | |
| A | B | A NAND B |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
The 7400 Integrated circuit is a TTL Quad 2-Input NAND gate, complementing the CMOS equivalent, the 4011. The 7400 is a commonly used chip in the world of discreet integrated circuits, as it can be used to build any alternative of the logic gates.
These devices contain four (except in the case of the SO package, where two are only present) independent 2-input NAND gates. They perform the Boolean function in positive logic.
Pin functions
| Pin | I/O | Description | ||||
|---|---|---|---|---|---|---|
| Name | Package | |||||
| CDIP, PDIP, SOIC, SO, SSOP, CFP | SO (SN74xx00) | CFP (SN5400) | LCCC | |||
| 1A | 1 | 1 | 1 | 2 | I | Gate 1 input |
| 1B | 2 | 2 | 2 | 3 | I | Gate 1 input |
| 1Y | 3 | 3 | 3 | 4 | O | Gate 1 output |
| 2A | 4 | 6 | 6 | 6 | I | Gate 2 input |
| 2B | 5 | 7 | 7 | 8 | I | Gate 2 input |
| 2Y | 6 | 5 | 5 | 9 | O | Gate 2 output |
| 3A | 10 | — | 9 | 13 | I | Gate 3 input |
| 3B | 9 | — | 10 | 14 | I | Gate 3 input |
| 3Y | 8 | — | 8 | 12 | O | Gate 3 output |
| 4A | 13 | — | 12 | 18 | I | Gate 4 input |
| 4B | 12 | — | 13 | 19 | I | Gate 4 input |
| 4Y | 11 | — | 14 | 16 | O | Gate 4 output |
| GND | 7 | 4 | 11 | 10 | — | Ground |
| NC | — | — | — | 1, 5, 7, 11, 15, 17 | — | No connect |
| VCC | 14 | 8 | 4 | 20 | — | Power supply |