Jump to content

NAND gate: Difference between revisions

From FoxLabs Wiki
No edit summary
No edit summary
Line 19: Line 19:


The NAND gate is significant because any [[Boolean function]] can be implemented by using any combination of NAND gates. This property is called "[[functional completeness]]". It shares this property with the [[NOR gate]].
The NAND gate is significant because any [[Boolean function]] can be implemented by using any combination of NAND gates. This property is called "[[functional completeness]]". It shares this property with the [[NOR gate]].
== Symbols ==
[[File:NAND ANSI Labelled.svg|left|thumb|ANSI Symbol]]
[[File:NAND IEC.svg|left|thumb|IEC Symbol]]
{{Clear}}


== See also ==
== See also ==

Revision as of 04:53, 19 January 2026

NAND gate truth table
Input Output
A B A NAND B
0 0 1
0 1 1
1 0 1
1 1 0

A NAND (NOT AND) gate is a logic gate which produces an output which is false only if all its inputs are true; thus its output is complement to that of an AND gate. A LOW (0) output results only if all the inputs tot he gate are HIGH (1); if any input is LOW (0), a HIGH (1) output results. A two-input NAND gate's logic may be expressed as AB=AB, making a NAND gate equivalent to inverters followed by an OR gate.

The NAND gate is significant because any Boolean function can be implemented by using any combination of NAND gates. This property is called "functional completeness". It shares this property with the NOR gate.

Symbols

ANSI Symbol
IEC Symbol

See also